Verilog notes

• code within begin/end blocks are executed sequentially
• all begin/end blocks are executed in parallel
• ‘=’ blocks and ‘<=’ is non-blocking